# EE5320 - Analog Integrated Circuit Design 

Assignment - 6 - Report

Subha Sarkar<br>EE18S063<br>Jishnu Chatterjee<br>EE18D018<br>Department of Electrical Engineering Indian Institute of Technology, Madras<br>ee18s063@smail.iitm.ac.in

April 30, 2019

## 1 Problem 1

## 1.1 a

Assuming First order system for following reasons :

1. To ensure monotonic behavior of the transient response.
2. To simplify the problem as analysis of first order system is easy.
3. The open loop amplifier would be dominant pole compensated (for stabilisation) to mimic a first order system (even though it has many poles and zeros).


Figure 1: Op-amp model and closed loop Op-Amp (Differential Half-circuit); Components marked in blue are bias resistors having very high value ( $R_{F}=40 \mathrm{M}, R_{S}=10 \mathrm{M}$ ), these are not considered in the analysis below.

Closed loop transfer function of the system (of differential half-circuit) :

Model for open loop amplifier,

$$
\begin{equation*}
\frac{V_{o}(s)}{V_{i}(s)}=-\frac{A_{o}}{1+s r_{o} C_{l}} \tag{1}
\end{equation*}
$$

Amplifier in closed loop,

$$
\begin{equation*}
\frac{V_{o}(s)}{V_{i}(s)}=-A_{o}^{\prime} \frac{1-s / z_{1}}{1+s / p_{1}} \tag{2}
\end{equation*}
$$

where,

$$
\begin{align*}
A_{o}^{\prime} & =\frac{C_{S}}{C_{F}} \frac{A_{o} \beta}{A_{o} \beta+1}  \tag{3}\\
\beta & =\frac{C_{F}}{C_{I}+C_{S}+C_{F}} \simeq 0.2  \tag{4}\\
p_{1} & =\frac{g_{m}+1 / r_{o} \beta}{C_{S}+C_{I}+C_{l}^{\prime}+\frac{C_{1}^{\prime}}{C_{F}}\left(C_{S}+C_{I}\right)}  \tag{5}\\
& \simeq \frac{g_{m}}{C_{S}+C_{l}+\frac{C_{l} C_{S}}{C_{F}}} \because\left(r_{o} \beta \gg g_{m} \& C_{l}^{\prime} \sim C_{l}\right)  \tag{6}\\
z_{1} & =\frac{g_{m}}{C_{F}} \tag{7}
\end{align*}
$$

Step response

$$
\begin{equation*}
V_{o}(t)=V_{i} A_{o}^{\prime}\left(1-\left(1+\frac{p_{1}}{z_{1}}\right) e^{-p_{1} t}\right) u(t) \tag{8}
\end{equation*}
$$

## 1.2 b

### 1.2.1 Finding $C_{F}$

Required Closed loop Gain $=-4 \mathrm{~V} / \mathrm{V}$

$$
\begin{align*}
\frac{-C_{S}}{C_{F}} & =-4  \tag{9}\\
\because C_{S} & =2 p F  \tag{10}\\
\therefore C_{F} & =0.5 p F \tag{11}
\end{align*}
$$

### 1.2.2 Static error

$$
\begin{equation*}
\epsilon_{s}=\left|V_{o}(\infty)_{\text {ideal }}-V_{o}(\infty)_{\text {actual }}\right| \tag{12}
\end{equation*}
$$

where,

$$
\begin{align*}
V_{o}(\infty)_{\text {ideal }} & =-\frac{C_{S}}{C_{F}} V_{i}  \tag{13}\\
\therefore \epsilon_{s} & =\frac{C_{S}}{C_{F}} V_{i} \frac{1}{A_{o} \beta+1}  \tag{14}\\
\because \epsilon_{s} & \leq 800 \mu V  \tag{15}\\
C_{S} & =2 p F  \tag{16}\\
C_{F} & =0.5 p F  \tag{17}\\
V_{i} & =300 \mathrm{mV}  \tag{18}\\
\beta & =0.2  \tag{19}\\
\Longrightarrow A_{o} & \geq 7495 \mathrm{~V} / \mathrm{V} \tag{20}
\end{align*}
$$

We will try to design for much higher $A_{o}$, so that condition for dynamic error meet successfully.

### 1.2.3 Dynamic error

$$
\begin{align*}
& \epsilon_{d}\left(t_{s}\right)=\left|V_{o}(\infty)-V_{o}\left(t_{s}\right)\right|  \tag{22}\\
& \epsilon_{d}\left(t_{s}\right)=A_{o}^{\prime} V_{i}\left(1+\frac{p_{1}}{z_{1}}\right) e^{-p_{1} t_{s}} \tag{23}
\end{align*}
$$

where $t_{s}$ is required settling time $(=5 \mathrm{~ns})$

$$
\begin{align*}
\frac{p_{1}}{z_{1}} & \simeq \frac{C_{F}}{C_{S}+C_{l}+\frac{C_{l} C_{S}}{C_{F}}}  \tag{24}\\
& =\frac{0.5 p}{0.5+2 p+\frac{2 p .2 p}{0.5 p}}=\frac{1}{21} \tag{25}
\end{align*}
$$

Required settling error $=1 / 15 \%(800 \mathrm{uV} / 1200 \mathrm{mV})$, assuming loop gain is sufficiently high

$$
\begin{align*}
\frac{1}{1500} & =\left(1+\frac{1}{21}\right) e^{-p_{1} .5 n s}  \tag{26}\\
p_{1} & =\frac{7.36}{5 n s}  \tag{27}\\
p_{1} & =1.47 \mathrm{Grad} / \mathrm{s} \tag{28}
\end{align*}
$$

Expected $3-\mathrm{dB}$ frequency of loop gain curve $=234 \mathrm{MHz}(1.47 /(2 \pi) \mathrm{Grad} / \mathrm{s})$. Hence $3-\mathrm{dB}$ bandwidth $\left(\omega_{p}\right)$ of the op-amp alone, (assuming $A_{o}=1 \times 10^{8}$ )

$$
\begin{align*}
\omega_{p} & =\frac{1.47}{1+1 \times 10^{5} \times 0.2} \times 10^{9} \mathrm{rad} / \mathrm{s}  \tag{29}\\
& =11.7 \mathrm{KHz} \tag{30}
\end{align*}
$$

Required unity gain frequency of the op-amp (open-loop model) is $\left(=f_{p} A_{o}\right)$,

$$
\begin{equation*}
f_{u g b}=1.17 G H z \tag{31}
\end{equation*}
$$

## 1.3 c

### 1.3.1 Folded Cascode Stage : Topology and Transistor sizing

We are using Folded cascode stage (rather than telescopic cascode) because it has better input common mode range and higher output swing limits. These properties allows the transistors to operate in saturation region. Also replicas of this amplifier with slight modification can be used for gain boosting (which increases the gain by power of 2). Cascode amplifiers have used to increase output impedance of the transistors. We require much higher gain that is why we have used gain boosting.

Finding $g_{m 1}$ (refer Fig. 5 considering half circuit only),

$$
\begin{align*}
\frac{g_{m 1}}{C_{L}} & =\frac{g_{m 1}}{2 p F+0.4 p F}=2 \pi \times 1.17 \mathrm{GHz}  \tag{32}\\
\Longrightarrow g_{m 1} & =17.52 m A / V \tag{33}
\end{align*}
$$

$g_{m 1}$ refers to transconductance of transistors M2 and M3 in Fig. 5

DC gain of the amplifier is,

$$
\begin{align*}
A_{D C} & =g_{m 1} r_{o}  \tag{34}\\
\because r_{o} & =A_{\text {boost }} \cdot g_{m 9} \cdot r_{d s 9} \cdot r_{d s 11} \tag{35}
\end{align*}
$$

and the boosting amplifier is made from similar op-amp having approximately same DC Gain,

$$
\begin{align*}
A_{\text {boost }} & =g_{m 1} \cdot g_{m 9} \cdot r_{d s 9} \cdot r_{d s 11}  \tag{36}\\
\therefore A_{D C} & =\frac{\left(g_{m 1} \cdot g_{m 9} \cdot r_{d s 9} \cdot r_{d s 11}\right)^{2}}{2} \tag{37}
\end{align*}
$$

Required $A_{D C}$ is $10^{5}$

$$
\begin{equation*}
\therefore g_{m 1} \cdot g_{m 9} \cdot r_{d s 9} \cdot r_{d s 11}=447 \mathrm{~V} / \mathrm{V} \tag{38}
\end{equation*}
$$

Let's allocate $g_{m 1} r_{d s 11}=21.14 \mathrm{~V} / \mathrm{V}$ and $g_{m 9} r_{d s 9}=21.14 \mathrm{~V} / \mathrm{V}$

$$
\begin{equation*}
V_{D S 9}=1.1 \mathrm{~V}-0.2 \mathrm{~V}=0.9 \mathrm{~V} \tag{39}
\end{equation*}
$$

From NMOS characteristic curves (Gain vs. $V_{D S}$ ) in Assignment 3 (refer Fig. 3), we observe that for size $2 \mathrm{um} / 180 \mathrm{~nm}$, we get sufficient gain of $25 \mathrm{~V} / \mathrm{V}$ for $V_{D S}=0.9 \mathrm{~V}$

$$
\begin{equation*}
\therefore\left(\frac{W}{L}\right)_{9}=\frac{2 u}{0.18 u} \tag{40}
\end{equation*}
$$

The PMOS transistor (M7) is having $V_{D S}=0.5 \mathrm{~V}$ so we have to slightly increase the width to get more $g_{m} r_{d s}$ (refer Fig. 5 and Fig. 2).

$$
\begin{equation*}
\therefore\left(\frac{W}{L}\right)_{7}=\frac{10 u}{0.18 u} \tag{41}
\end{equation*}
$$

The size (Gain) of transistor $M 7$ should compensate the decrease in $r_{d s}$ of much bigger sized M5. So, the actual size may be larger. For first order analysis $g_{m} r_{d s}$ does not depend on number of multipliers, so we kept the multipliers uniform with transistors in series with them.

### 1.3.2 Common Source Stage : Transistor sizing

The second stage is added primarily because of the swing limitations of the first stage (Folded Cascode). Swing limitation in Folded Cascode is less stringent than in Telescopic Cascode. The second stage (CS source single stage amplifier) provides satisfactory gain $(\sim 15 V / V)$, thus the output swing at the first stage is reduced by the gain of the second stage. The $V_{D S}$ of both the PMOS (M12) and NMOS (M14) is 0.9 V . So we follow the previous sizes to get similar gain.

$$
\begin{equation*}
\left(\frac{W}{L}\right)_{12}=\frac{10 u}{0.18 u} \tag{43}
\end{equation*}
$$

The M14 is a current source so we have used twice the length (and width) of NMOS (M9),

$$
\begin{equation*}
\left(\frac{W}{L}\right)_{14}=\frac{4 u}{0.36 u} \tag{44}
\end{equation*}
$$

All these device sizes may change a bit during simulation for fine tuning. We should however make effort to increase the $g_{m 12}$ to satisfy the condition for atleast $45^{\circ}$ phase margin.

$$
\begin{equation*}
g_{m 2} \geq \frac{C_{L}}{C_{c}} g_{m 1} \tag{45}
\end{equation*}
$$

We observe that $\beta=0.2$ with open loop gain may provide too much phase margin, which in turn can increase the rise time. Therefore in this assignment we have tried to make Loop Gain stablility than the open loop stability. We can observe that the open loop (without $\beta$ ) is unstable (refer Fig. 11) while loop gain (with $\beta$ ) is stable with phase margin $73^{\circ}$ (ref Fig. 10).


Figure 2: Plot of PMOS Gain vs $V_{D S}$


Figure 3: Plot of NMOS Gain vs $V_{D S}$


Figure 4: Amplifier in closed loop configuration


Figure 5: Two-stage Folded Cascode (Gain boosted) main amplifier; $C_{c}=0.897 p F, R_{z}=950 \Omega$; Components shown in "red" color are common mode feedback capacitors working with circuit mentioned in Fig. 8

| Sr. No | Transistor Annotation | $g_{m}$ | Current | Width | Length | Multiplier |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1. | M1 | 22.11 m | 1.75 m | 6 u | 360 n | 40 |
| 2. | M2 | 18.18 m | 873.08 u | 28 u | 180 n | 20 |
| 3. | M5 | 23.31 m | 1.84 m | 60 u | 360 n | 20 |
| 4. | M7 | 12.45 m | 962.74 u | 8 u | 180 n | 20 |
| 5. | M9 | 10.90 m | 962.74 u | 2.5 u | 180 n | 20 |
| 6. | M11 | 11.17 m | 962.74 u | 6 u | 360 n | 20 |
| 7. | M12 | 25.23 m | 3.42 m | 10 u | 180 n | 80 |
| 8. | M14 | 22.45 m | 3.42 m | 6 u | 360 n | 80 |

Table 1: Parameters for Fig. 5


Figure 6: Principle Bias Network; $I_{\text {bias }}=525 \mu A$

| Sr. No | Transistor Annotation | Width | Length | Multiplier |
| :---: | :---: | :---: | :---: | :---: |
| 1. | M1 | 22 u | 360 n | 1 |
| 2. | M2 | 2 u | 360 n | 1 |
| 3. | M3 | 4 u | 360 n | 20 |
| 4. | M4 | 4 u | 360 n | 20 |
| 5. | M5 | 21 u | 360 n | 20 |
| 6. | M6 | 22 u | 360 n | 1 |
| 7. | M7 | 2 u | 360 n | 1 |

Table 2: Parameters for Fig. 6


Figure 7: Gain Boosting Amplifiers; a. $A_{1}, A_{2}$ b. $A_{3}, A_{4}$. Sizes have been kept 20 times less

| Sr. No | Transistor Annotation | $g_{m}$ | Current | Width | Length | Multiplier |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1. | M1 | 137 u | 6.55 u | 5 u | 180 n | 1 |
| 2. | M2 | 134 u | 6.39 u | 5 u | 180 n | 1 |
| 3. | M11 | $294 K \Omega$ | 12.95 u | 1 u | 360 n | 2 |
| 4. | M3 | $181 K \Omega$ | 31.60 u | 22 u | 360 n | 2 |
| 5. | M4 | 376 u | 25.04 u | 8 u | 180 u | 1 |
| 6. | M5 | 345 u | 25.04 u | 2.5 u | 180 n | 1 |
| 7. | M6 | $108 K \Omega$ | 25.04 u | 2 u | 360 n | 1 |
| 8. | M7 | $180 K \Omega$ | 31.55 u | 22 u | 360 n | 1 |
| 9. | M8 | 368 u | 25.16 u | 8 u | 180 n | 1 |
| 10. | M9 | 358 u | 25.16 u | 2.5 u | 180 n | 1 |
| 11. | M10 | $111 K \Omega$ | 25.16 u | 2 u | 180 n | 1 |
| . |  |  |  |  |  |  |
| 1. | M13 | 55 u | 2.82 u | 10 u | 360 n | 1 |
| 2. | M14 | 68.82 u | 3.67 u | 10 u | 360 n | 1 |
| 3. | M12 | $1.33 M \Omega$ | 6.49 u | 5 u | 360 n | 2 |
| 4. | M15 | $8.50 K \Omega$ | 22.93 u | 22 u | 360 n | 2 |
| 5. | M16 | 349 u | 22.93 u | 8 u | 180 u | 1 |
| 6. | M17 | 338 u | 22.93 u | 2.5 u | 180 n | 1 |
| 7. | M18 | $129 K \Omega$ | 25.04 u | 4 u | 360 n | 1 |
| 8. | M22 | $10 K \Omega$ | 23.62 u | 22 u | 360 n | 1 |
| 9. | M21 | 365 u | 23.62 u | 8 u | 180 n | 1 |
| 10. | M20 | 329 u | 23.62 u | 2.5 u | 180 n | 1 |
| 11. | M19 | $128 K \Omega$ | 26.44 u | 4 u | 360 n | 1 |

Table 3: Parameters for Fig. 7


Figure 8: Common Mode Feedback Network; Some of CMFB capacitors are shown in Red color in Fig. 5

## 1.4 d



Figure 9: Closed loop Differential AC magnitude and Phase of $V_{\text {out }}(s) / V_{\text {in }}(s)$. DC Gain $=12.04 \mathrm{~dB}$ and -3 dB Bandwidth $=608 \mathrm{MHz}$

## 1.5 e



Figure 10: Differential Loop Gain (with $\beta$ ) Magnitude and Phase. DC Gain $=94.11 \mathrm{~dB}$, UGB $=337.29 \mathrm{MHz}$, Phase Margin $=48.4^{\circ}$


Figure 11: Open loop Amplifier (without $\beta$ ) differential Gain and Phase; Open loop amplifier is unstable while the closed loop amplifier is stable

## 1.6 f



Figure 12: Differential Common-Mode Feedback (CMFB2) Loop Gain Magnitude and Phase. DC Gain = 94.88 $\mathrm{dB}, \mathrm{UGB}=3.09 \mathrm{MHz}$, Phase Margin $=82.36^{\circ}$ (for circuit in Fig. 8.b)


Figure 13: Differential Common-Mode Feedback (CMFB1) Loop Gain Magnitude and Phase. DC Gain $=51.65$ $\mathrm{dB}, \mathrm{UGB}=2.233 \mathrm{MHz}$, Phase Margin $=90.42^{\circ}$ (for circuit in Fig. 8.a)

## 1.7 g



Figure 14: Differential Square wave transient response (to see if the common mode feedback is stable)


Figure 15: Differential Step Response (Output rise); Initial Output Voltage $=-1.19997$ V; Final Output Voltage $=1.19997$ V; Settling error $=30 \mu V$ ( $0.0025 \%$ ); Required specifications met.


Figure 16: Enlarged Differential Step Response (Output rise); Settling time $=5 \mathrm{~ns}(<800 \mu V)$; Required specifications met.


Figure 17: Differential Step Response (Output fall); Initial Output Voltage $=1.19997$ V; Final Output Voltage $=-1.19997 \mathrm{~V}$; Settling error $=30 \mu V(0.0025 \%)$; Required specifications met.


Figure 18: Enlarged Differential Step Response (Output fall); Settling time $=5 \mathrm{~ns}(<800 \mu V)$; Required specifications met.

## 2 Netlist

## 2.1 tb_tran_Amplifier_folded_cascode_rev1.cir

* Component: /home/ee18s063/Eldo_files /AIC_EE5320/Assignment_6/ tb_tran_Amplifier_folded_cascode_rev1 Viewpoint: default
. OPTION OOMPAT
.INCLUDE "/home/ee18s063/Eldo_files/AIC_EE5320/Assignment_6/
tb_tran_Amplifier_folded_cascode_rev1/default/netlist.spi"
.OPTION AEX
. OPTION ENGNOT
. OPTION LIMPROBE=10000.0
.OPTION NOASCII
.DEFWAVE VDIFF_OUT $=\mathrm{V}($ OUTP, OUTN $)$
.PLOT TRAN W(VDIFF_OUT)
.DEFWAVE VDIFF_IN $=\mathrm{V}($ INN, INP $)$
.PLOT TRAN W(VDIFF_IN)
*     - Analysis Setup - DCOP
.OPTION PROBEOP2
.OP
*     - Analysis Setup - DC
.DC
*     - Analysis Setup - AC
.AC DEC 10001 50G
*     - Analysis Setup - LSTB
.LSTB X_AMPLIFIER_FOLDED_CASCODE_REV11.V4
.PROBE AC LSTB_P
.PROBE AC LSTB」DB
* —— Global Outputs
.PROBE V SG
* —— Params
.TEMP 27.0
.PARAM Ibias $=0.525 \mathrm{~m}$
.PARAM Vpulse $=0$
.PARAM Rz=950
.PARAM Cc $=0.897 \mathrm{p}$
.PARAM Ccm=2.5p
* —— Libsetup
.LIB KEY=TT "/home/ee18s063/Eldo_files/Models_UMC180/MM180_REG18_V124.lib" TT


## 2.2 netlist.spi

* ELDO netlist generated with ICnet by 'ee18s063' on Tue Apr 30 2019 at 20:52:59
.CONNECT GROUND 0
* 
* Globals .
* 

. global GROUND

```
* Component pathname : /home/ee18s063/Eldo_files/AIC_EE5320/Assignment_6/
    Amplifier_folded_cascode_rev1
*
. subckt AMPLIFIER_FOLDED_CASCODE_REV1 GNDA OUTN OUTP IXN IXP VDDA VOCM
```

```
M109 N$1295 N$1293 GNDA GNDA N_18_MM L=360n W=2u M=1
M108 VNP BIAS_B N$1296 GNDA N_18_MM L=180n W=2.5u M=1
M107 N$1293 BIAS_B N$1295 GNDA N_18_MM L=180n W=2.5u M=1
M106 N$1293 BIAS_A N$1280 VDDA P_18_MM L=180n W=8u M=1
M105 VNP BIAS_A N $1284 VDDA P_18_MM L=180n W=8u M=1
M102 N$1282 BIAS1 GNDA GROUND N_18_MM L=360n W=1u M=2
M101 N$1284 VNPS N$1282 GROUND N_18_MM L=180n W=5u M=1
M100 N$1280 N$1281 N$1282 GROUND N_18_MM L=180n W=5u M=1
R8 BIAS_B BIAS_A 10k NOISE=1
M99 BIAS_A BIAS_A GNDA GNDA N_18_MM L=360n W=2u M=1
M94 N$1270 BIAS_B N$1272 GNDA N_18_MM L=180n W=2.5u M=1
M93 N$1270 BIAS_A N$1257 VDDA P_18_MM L=180n W=8u M=1
M92 VPP BIAS_A N$1261 VDDA P_18_MM L=180n W=8u M=1
M91 N$1257 BIAS4 VDDA VDDA P_18_MM L=360n W=22u M=1
R5 OUTNB N$1339 Rz NOISE=1
R3 OUTP_B N$1338 Rz NOISE=1
C3 N$1338 OUTP Cc
R2 CM OUTP 10G NOISE=1
R1 OUTN CM 10G NOISE=1
M4 OUTN CMFB GNDA GNDA N_18_MM L=360n W=6u M=80
M3 OUTP CMFB GNDA GNDA N_18_MM L=360n W=6u M=80
M2 OUTN OUTN_B VDDA VDDA P_18_MM L=180n W=10u M=80
M1 OUTP OUTP_B VDDA VDDA P_18_MM L=180n W=10u M=80
R9 BIAS_C BIAS_D 10k NOISE=1
M134 BIAS_D BIAS1 GNDA GNDA N_18_MM L=360n W=2u M=1
M133 BIAS_C BIAS_C VDDA VDDA P_18_MM L=360n W=22u M=1
V13 N$1326 GROUND DC 200m
M132 N$1323 VNNS N$1327 VDDA P_18_MM L=360n W=10u M=1
M131 N$1327 BIAS4 VDDA VDDA P_18_MM L=360n W=5u M=1
M130 N$1322 N$1326 N$1327 VDDA P_18_MM L=360n W=10u M=1
M129 N$1323 BIAS1 GNDA GNDA N_18_MM L=360n W=4u M=1
M128 N $1322 BIAS1 GNDA GNDA N_18_MM L=360n W=4u M=1
M127 VNN BIAS_C N$1323 GNDA N_18_MM L=180n W=2.5u M=1
M126 N$1316 BIAS_C N$1322 GNDA N_18_MM L=180n W=2.5u M=1
M125 N$1316 BIAS_D N$1317 VDDA P_18_MM L=180n W=8u M=1
M124 VNN BIAS_D N$1315 VDDA P_18_MM L=180n W=8u M=1
M35 VNNS CMFB1 GNDA GNDA N_18_MM L=360n W=6u M=20
M34 VPNS CMFB1 GNDA GNDA N_18_MM L=360n W=6u M=20
M33 OUTPB VNN VNNS GNDA N_18_MM L=180n W=2.5u M=20
M32 OUTN_B VPN VPNS GNDA N_18_MM L=180n W=2.5u M=20
M31 OUTN_B VPP VPPS VDDA P_18_MM L=180n W=8u M=20
M123 N$1317 N$1316 VDDA VDDA P_18_MM L=360n W=22u M=1
M122 N$1315 N$1316 VDDA VDDA P_18_MM L=360n W=22u M=1
V11 N$1309 GROUND DC 200m
M121 N$1306 VPNS N$1310 VDDA P_18_MM L=360n W=10u M=1
M29 VPPS BIAS4 VDDA VDDA P_18_MM L=360n W=60u M=20
M28 VNPS BIAS4 VDDA VDDA P_18_MM L=360n W=60u M=20
M116 VPN BIAS_C N $1306 GNDA N_18_MM L=180n W=2.5u M=1
M115 N$1299 BIAS_C N$1305 GNDA N_18_MM L=180n W=2.5u M=1
M114 N$1299 BIAS_D N$1300 VDDA P_18_MM L=180n W=8u M=1
M113 VPN BIAS_D N$1298 VDDA P_18_MM L=180n W=8u M=1
M112 N$1300 N$1299 VDDA VDDA P_18_MM L=360n W=22u M=1
M111 N$1298 N$1299 VDDA VDDA P_18_MM L=360n W=22u M=1
V10 N$1281 GNDA DC 1.6
M110 N$1296 N$1293 GNDA GNDA N_18_MM L=360n W=2u M=1
M7 N$1344 BIAS1 GNDA GROUND N_18_MM L=360n W=3u M=2
```

M6 N $\$ 1346$ CMIN1 N $\$ 1344$ GROUND N_18_MM L=360n W=3u M=1
M5 CMFB1 N $\$ 1343$ N $\$ 1344$ GROUND N_18_MM L $=360 \mathrm{n} \mathrm{W}=3 \mathrm{u} \mathrm{M}=1$
R6 OUTP B CM1 10G NOISE=1
R4 CM1 OUTN_B 10G NOISE=1
M104 N\$1280 BIAS4 VDDA VDDA P_18_MM L=360n W=22u M=1
M103 N $\$ 1284$ BIAS4 VDDA VDDA P_18_MM $\mathrm{L}=360 \mathrm{n} \mathrm{W}=22 \mathrm{u} \mathrm{M}=1$
C4 N $\$ 1339$ OUTN Cc
M27 N $\$ 1227$ BIAS1 GNDA GROUND N_18_MM L=360n W=6u M=40
M26 VNPS IXP N $\$ 1227$ GROUND N_18_MM L=180n W=28u M=20
M22 VPPS IXN N $\$ 1227$ GROUND N_18_MM L=180n W=28u M=20
M98 BIAS_B BIAS4 VDDA VDDA P_18_MM L=360n W=22u M=1
V9 N $\$ 1258$ GNDA DC 1.6
M97 N $\$ 1273$ N $\$ 1270$ GNDA GNDA N_18_MM L=360n W=2u M=1
M96 N $\$ 1272$ N $\$ 1270$ GNDA GNDA N_18_MM L=360n W=2u M=1
M95 VPP BIAS_B N $\$ 1273$ GNDA N_18_MM L=180n W=2.5u M=1
M90 N $\$ 1261$ BIAS4 VDDA VDDA P_18_MM L=360n W=22u M=1
M89 N $\$ 1259$ BIAS1 GNDA GROUND N_18_MM L=360n W=1u M=2
M45 N $\$ 1261$ VPPS $\mathrm{N} \$ 1259$ GROUND N_18_MM L=180n W=5u M=1
M44 N $\$ 1257 \mathrm{~N} \$ 1258 \mathrm{~N} \$ 1259$ GROUND N_18_MM L=180n W=5u M=1
M43 N $\$ 1254 \mathrm{~N} \$ 1254$ GNDA GNDA N_18_MM L=360n W=3u M=1
M42 CMFB N $\$ 1254$ GNDA GNDA N_18_MM L=360n W=3u M=1
M41 N $\$ 1254$ N $\$ 1255$ N $\$ 1252$ VDDA P_18_MM L=360n W=4u M=1
M40 N $\$ 1252$ BIAS4 VDDA VDDA P_18_MM $\mathrm{L}=360 \mathrm{n} \mathrm{W}=15 \mathrm{u} \mathrm{M}=1$
M39 CMFB VOCM N $\$ 1252$ VDDA P_18_MM L=360n W=4u M=1
M38 BIAS4 BIAS4 VDDA VDDA P_18_MM $\mathrm{L}=360 \mathrm{n}$ W=21u M=20
M37 BIAS4 BIAS1 GNDA GNDA N_18_MM L=360n W=4u M=20
M36 BIAS1 BIAS1 GNDA GNDA N_18_MM L=360n W=4u M=20
I2 VDDA BIAS1 DC Ibias
M30 OUTP_B VNP VNPS VDDA P_18_MM L=180n W=8u M=20
M119 N\$1305 N\$1309 N\$1310 VDDA P_18_MM L=360n W=10u M=1
M118 N $\$ 1306$ BIAS1 GNDA GNDA N_18_MM L=360n W=4u M=1
M117 N $\$ 1305$ BIAS1 GNDA GNDA N_18_MM L=360n W=4u M=1
C10 CMFB1 OUTP_B 250 f
C9 CMFB1 OUTNB 250 f
M120 N $\$ 1310$ BIAS4 VDDA VDDA P_18_MM L=360n W=5u M=1
C8 OUTN CMFB Ccm
C7 CMFB OUTP Ccm
C6 OUTP CM 250 f
C5 OUTN CM 250 f
R13 VOCM GNDA 10Meg NOISE=1
R7 VDDA VOCM 10Meg NOISE=1
V4 N\$1255 CM 0
V1 CMIN1 CM1 0
V2 N $\$ 1343$ GNDA DC 1.1
M9 N\$1346 N $\$ 1346$ VDDA VDDA P_18_MM L=360n W=4u M=1
M8 CMFB1 N $\$ 1346$ VDDA VDDA P_18_MM L=360n W=4u M=1
. ends AMPLIFIER_FOLDED_CASCODE_REV1
*

* MAIN CELL: Component pathname : /home/ee18s063/Eldo_files/AIC_EE5320/ Assignment_6/tb_tran_Amplifier_folded_cascode_rev1
* 

V7 N\$60 IXP 0
V6 N\$58 IXN 0
C3 INP IXP 2p
R3 IXP INP 10Meg NOISE=1
V3 INP N $\$ 54$ AC 10 PATTERN Vpulse $\{-1 *$ Vpulse $\} 01 \mathrm{p} 1 \mathrm{p} 50 \mathrm{n}$ 0101010101010101010101010101
R1 OUTP IXN 40 Meg NOISE=1
V5 INN N $\$ 15$ AC 1180 PATTERN $\{-1 *$ Vpulse $\}$ Vpulse 0 1p 1p 50n 0101010101010101010101010101

V2 N\$15 GROUND DC 0.9
X_AMPLIFIER_FOLDED_CASCODE_REV11 GROUND OUTN OUTP N\$58 N\$60 N\$38

+ N\$48 AMPLIFIER_FOLDED_CASCODEREV1
R2 IXN INN 10Meg NOISE=1
C6 GROUND OUTN 2p
C5 OUTP GROUND 2 p
C4 IXP OUTN 0.5 p
V4 N\$54 GROUND DC 0.9
C2 INN IXN 2p
C1 IXN OUTP 0.5p
V1 N\$38 GROUND DC 1.8
R4 OUTN IXP 40Meg NOISE=1
* 

. end


Figure 19: Pyxis Schematic of the Amplifier Test Bench




Figure 20: Pyxis Schematic of the Amplifier

